Design and implementation of a multi level three-phase inverter with less switches and low output voltage distortion

Ahmed, Mahrous E. and Mekhilef, Saad (2009) Design and implementation of a multi level three-phase inverter with less switches and low output voltage distortion. Journal of Power Electronics, 9 (4). pp. 593-603. ISSN 1598-2092,

PDF (Design and implementation of a multi level three-phase inverter with less switches and low qutput voltage distortion)
Design_and_implementation_of_a_multi_level_three-phase_inverter_with_less_switches_and_low_qutput_voltage_distortion.pdf - Published Version

Download (836kB)
Official URL:


This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental results have been provided.

Item Type: Article
Additional Information: Cited By (since 1996): 5 Export Date: 16 November 2012 Source: Scopus Language of Original Document: English Correspondence Address: Ahmed, M. E.; Faculty of Engineering, South Valley University, Aswan, Egypt; email: References: Muhammad, H.R., (1993) Power Electronics, pp. 320-323. , 2nd Edition, Prentice Hall; Hashad, M., Iwaszkiewicz, J., A Novel Orthogonal-Vectors-Based Topology of Multilevel Inverters (2002) IEEE Trans, on Ind. Electronics, 49 (4), pp. 868-874; Cengelci, U.E., Sulistijo, O., Woo, P., Teodorescu, E.R., Blaabjerg, F., A new medium-voltage PWM inverter topology for adjustable-speed drives (1999) IEEE Trans. Ind. Application, 35, pp. 628-637. , May/June; Henning, P.H., Fuchs, H.D., Le Roux, A.D., Du Mouton, H., Development of a 1.5 MW, Seven Level Series-stacked Converter as an APF and Regeneration Converter for a DC Traction Substation (2005) In Proc. of 36th IEEE Specialists Conference on Power Electronics, pp. 2270-2276; Somasekhar, V.T., Gopakumar, K., Three-level inverter configuration cascading two two-level inverters (2003) IEE Proceedings Electric Power Applications, 150 (3), pp. 245-254; Kanchan, R.S., Tekwani, P.N., Baiju, M.R., Gopakumar, K., Pittet, A., Three-level inverter configuration with common-mode voltage elimination for induction motor drive (2005) IEE Proceedings: Electric Power Applications, 152 (2), pp. 261-270. , DOI 10.1049/ip-epa:20055034; Nabae, A., Takahashi, I., Akagi, H., A new neutral point clamped PWM inverter (1981) IEEE Trans. Ind. Application, 17 (5), pp. 518-523; Marchesoni, M., Tenca, P., Diode-clamped multilevel converters: A practicable way to balance DC-link voltages (2002) IEEE Trans. Ind. Electronics, 49 (5), pp. 752-765; Yuan, X., Barbi, I., Zero-voltage switching for the neutral-point clamped (NPC) inverter (2002) IEEE Trans. Ind. Electronics, 49 (5), pp. 800-808; Lai, J.S., Peng, F.Z., Multilevel converters - A new breed of power converters (1996) IEEE Trans. Ind. Application, 32 (3), pp. 509-517; Rodriguez, J., Lai, J., Zheng Peng, F., Multilevel Inverters: A Survey of Topologies, Controls, and Applications (2002) IEEE Trans. on Ind. Electronics, 49 (4), pp. 724-738; Meynard, T.A., Foch, H., Multilevel choppers for high voltage applications (1992) European Power Electron. Drives J, 2, pp. 41-51; Peng, F.Z., Lai, J.S., (1997) Multilevel cascade voltage-source inverter with separate DC sources, , U.S. Patent 5 642 275, June 24; Hammond, P., A new approach to enhance power quality for medium voltage ac drives (1997) IEEE Trans. Ind. Application, 33, pp. 202-208. , Jan./Feb; Celanovic, N., Boroyevich, D., A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters (2003) IEEE Trans. on Power Electronics, 15 (2), pp. 242-249; Kolar, J.W., Drofenik, U., Zach, F.C., VIENNA Rectifier II-A Novel Single-Stage High-Frequency Isolated Three-Phase PWM Rectifier System (1999) IEEE Transactions on Industrial Electronics, 46 (4), pp. 674-691; Khair Allah, M., Mansouri, O., Charles, S., Cherifi, A., New Topology of Three-phase Three voltage levels inverter using a novel precalculated switching method (2008) In Proc. of 34th Annual Conference of IEEE 2008, pp. 850-854; Agelidis, V.G., Baker, D.M., Lawrance, W.B., Nayar, C.V., A Multilevel PWM Inverter Topology for Photovoltaic Applications (1997) IEEE Catalogue Number: 97TH8280, ISIE'97-Guimarks, pp. 589-594; Park, S., Kang, F., Hyung Lee, M., Kim, C., A new single-phase five-level PWM inverter employing a deadbeat control scheme (2003) IEEE Trans. on Power Electronics, 18 (3), pp. 831-843; Axelrod, B., Berkovich, Y., Ioinovici, A., A Cascade Boost-Switched-Capacitor-Converter-Two Level Inverter with an Optimized Multilevel Output Waveform (2005) IEEE Trans, on Circuits and Systems-I: Regular Papers, 52 (12), pp. 2763-2770; Holtz, J., Pulsewidth Modulation for Electronic Power Conversion (1994) In Proc. of the IEEE, 82 (8), pp. 1194-1214; Kaku, B., Miyashita, I., Sone, S., Switching loss minimised space vector PWM method for IGBT three-level inverter (1997) In Proc. of IEEE Electric Power Applications, 144 (3), pp. 182-190; Kukrer, O., Deadbeat Control of a Three-Phase Inverter with an Output LC Filter (1996) IEEE Trans, on Power Electronics, 11 (1), pp. 16-23; Mahrous, E.A., Rahim, N.A., Hew, W.P., Three-Phase Three-Level Voltage Source Inverter with Low Switching Frequency Based on the Two-Level Inverter Topology (2007) In Proc. of IET Electric Power Applications, 1 (4), pp. 637-641; Ekanayake, J.B., Jenkins, N., A three-level Advanced Static Var Compensator (1996) IEEE Trans. on Power Delivery, 11 (1), pp. 540-545
Uncontrolled Keywords: Multi level inverter; Three level output waveform inverter; Total harmonic distortion; Two-level inverter
Subjects: T Technology > TA Engineering (General). Civil engineering (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering
Depositing User: Mr Jenal S
Date Deposited: 14 Feb 2013 01:29
Last Modified: 14 Dec 2020 04:50

Actions (login required)

View Item View Item