FPGA based ASIC power-factor control for three-phase inverter

Mekhilef, Saad and Rahim, N.A. (2003) FPGA based ASIC power-factor control for three-phase inverter. In: Proceedings of 2003 IEEE Conference on Control Applications, Istanbul.

PDF (FPGA based ASIC power-factor control for three-phase inverter) FPGA_based_ASIC_power-factor_control_for_three-phase_inverter.pdf - Published Version Restricted to Registered users only Download (215kB) | Request a copy

Abstract

In this paper, a new three-phase inverter power-factor correction PFC scheme is proposed using Field Programmable Gate Array (FPGA) technology all the functions can be implemented in a single chip. The implementation tool fit the entered design into the target device (XC4008E). Design verification includes functional simulator, in circuit testing and timing simulation the main function is to verify the proper operation of the designed circuit. It will compile a design file into a configuration file that is optimized in terms of use of logic gates and interconnections for the target device. Power factor measures how effective electrical power is being used. A high power factor means that electrical power is being utilized effectively, while a low power factor indicates poor utilization of electrical power. The simplest way to improve power factor is to add power factor correction capacitors to your plant distribution system. In this paper a new technique is proposed to improve the power factor, experimental results are presented to show the effectiveness of the proposed technique.

Item Type:	Conference or Workshop Item (Paper)
Funders:	UNSPECIFIED
Additional Information:	Conference code: 61821 Cited By (since 1996): 2 Export Date: 16 November 2012 Source: Scopus CODEN: ICOAE Language of Original Document: English Correspondence Address: Mekhilef, S.; Dept. of Electrical Engineering, University of Malaya, 50603 Kuala Lumpur, Malaysia; email: saad@um.edu.my References: Rahim, N.A., Green, T.C., Williams, B.W., PWM ASIC design for the three-phase bidirectional buck converter (1996) Int. J. Electronics, 81 (5), pp. 603-615; Vazquez, N., Aguilar, C., Arau, J., Caceres, R.O., Barbi, I., Gallegos, J.A., A novel uninterruptible power supply system with active power factor corrections (2002) Power Electronics, IEEE Transactions on, 17 (3), pp. 405-412. , May; Lee, J.Y., Single-stage power factor correction converter with parallel power processing for wide line and load changes (2002) Electronics Letters, 38 (9), pp. 421-423. , 25 April; Shen, M., Qian, Z., A novel high-efficiency single-stage PFC converter with reduced voltage stress (2002) Industry Applications, IEEE Transactions on, 38 (2), pp. 507-513. , March-April; Reinert, J., Schroder, S., Power-factor correction for switched reluctance drives (2002) Industrial Electronics, IEEE Transactions on, 49 (1), pp. 54-57. , Feb
Uncontrolled Keywords:	FPGA, Inverter, Power factor, Pulse width modulation (PWM), Application specific integrated circuits, Computational methods, Computer simulation, Electric inverters, Electric network topology, Electric waveforms, Field programmable gate arrays, Logic design, Logic gates, Configurable Logic Block, Grid-connected inverter, Power factor control, Electric power factor correction.
Subjects:	T Technology > TA Engineering (General). Civil engineering (General) T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Faculty of Engineering
Depositing User:	Mr Jenal S
Date Deposited:	26 Feb 2013 09:53
Last Modified:	25 Oct 2019 03:45
URI:	http://eprints.um.edu.my/id/eprint/4919

Actions (login required)

View Item