 | Up a level |
Idros, Norhamizah and Rajendran, Jagadheswaran and Mariappan, Selvakumar and Li, Yizhi and Wang, Shengquan and Rhaffor, Nuha and Kumar, Narendra and Alghaihab, Abdullah and Nathan, Arokia and Yarman, Binboga Siddik (2024) A 65-nm CMOS 1 GS/s 45 mW Hybrid Digital-to-Analog Converter (DAC) With Digital Deglitch Mechanism Achieving 13.83 fJ/step FOM for 5G New Radio Sub-6 GHz Applications. IEEE Access, 12. pp. 170596-170609. ISSN 2169-3536, DOI https://doi.org/10.1109/ACCESS.2024.3486069.
