A new switched capacitor 7L inverter with triple voltage gain and low voltage stress

Siddique, Marif Daula and Mekhilef, Saad and Mohamed Shah, Noraisyah and Ali, Jagabar Sathik Mohamed and Blaabjerg, Frede (2020) A new switched capacitor 7L inverter with triple voltage gain and low voltage stress. IEEE Transactions on Circuits and Systems II-Express Briefs, 67 (7). pp. 1294-1298. ISSN 1549-7747, (In Press)

Full text not available from this repository.

Abstract

In this brief, a new switched capacitor based multilevel inverter topology is proposed. The proposed topology generates seven level (7L) output voltage using a single dc voltage source along with two floating capacitors. The output voltage of the proposed topology is three-times higher than the input voltage (i.e., gain factor of V-in : V-out = 1:3) along with self-voltage balancing of capacitors. The proposed seven level triple voltage gain boost inverter (7L-3GBI) inherently generates a bipolar waveform without backend H-bridge that reduces the total standing voltage of the topology. The practicability of the proposed topology has been demonstrated by having a quantitative and cost comparison with similar topologies. Furthermore, the workability of the proposed 7L topology has been validated through different results taken from a prototype laboratory setup.

Item Type: Article
Funders: Universiti Malaya [Grant No: GPF083A-2018, IIRG011A-2019, RP043B-17AET]
Uncontrolled Keywords: Multilevel inverter; Single source inverter; Boost inverter; Seven-level (7L); Switched capacitor
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering > Department of Electrical Engineering
Depositing User: Ms Zaharah Ramly
Date Deposited: 13 Aug 2024 01:59
Last Modified: 13 Aug 2024 01:59
URI: http://eprints.um.edu.my/id/eprint/36595

Actions (login required)

View Item View Item