A low power high precision trim-less envelope detector for fail-safe circuit in LVDS receiver

Lee, Seng Siong and Lee, Lini and Kung, Fabian Wai Lee and Saad, Ahmed and Ramiah, Harikrishnan and Tan, Gim Heng (2020) A low power high precision trim-less envelope detector for fail-safe circuit in LVDS receiver. IEEE Transactions on Circuits and Systems II: Express Briefs, 67 (10). pp. 1770-1774. ISSN 1549-7747, DOI https://doi.org/10.1109/TCSII.2019.2950685.

Full text not available from this repository.

Abstract

This brief presents a trim-less precision envelope detector for fail-safe circuit in LVDS receiver. A preamp is proposed using gm-constant biasing concept to produce an accurate gain of 9.78 dB across PVT covering the full range of the LVDS input common-mode voltage. The preamp produces a fixed output common-mode voltage of 200 mV across supply voltage variation which reduces its complexity by alleviating the need of a trimming circuit. A unique reference voltage generation of the envelope detector based on level shifted output common-mode voltage accurately compares the output common-mode and negative peak voltages to set the detection threshold. An LVDS receiver adopting the proposed envelope detector was fabricated on a standard 0.13-mu m CMOS. With a supply voltage of 3.3 V, the envelope detector achieves a voltage trimming precision of 20 mV while only consuming 162 mu W of power.

Item Type: Article
Funders: UNSPECIFIED
Uncontrolled Keywords: Envelop detector; Preamp; Peak detector; Low-voltage differential signaling (LVDS)
Subjects: T Technology > T Technology (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering
Faculty of Engineering > Department of Electrical Engineering
Depositing User: Ms Zaharah Ramly
Date Deposited: 30 Nov 2023 03:34
Last Modified: 30 Nov 2023 03:34
URI: http://eprints.um.edu.my/id/eprint/36366

Actions (login required)

View Item View Item