HCI degradation effect on VDMOS transistor with geometric and process variations

Yusof, H.H.M. and Soin, N. and Murti, W.B. (2015) HCI degradation effect on VDMOS transistor with geometric and process variations. International Journal of Applied Engineering Research, 10 (19). pp. 39880-39884. ISSN 0973-4562

Full text not available from this repository.
Official URL: https://www.ripublication.com/Volume/ijaerv10n19.h...

Abstract

In high power systems, the application of transistor has significantly increased and this includes the important of VDMOS type of transistor. However, reliability issues have always been addressed in high voltage and current operated applications. In order to counter this issues, various studies and analysis have been carried out till today. One of the well-known critical issue is known as Hot Carrier Injection (HCI). HCI happens due to high electrical field between source and drain of transistor. Therefore, several process parameters need to be understood before designing a transistor. Therefore, this paper aims to analyze HCI effect on the parameters of the transistor fabrication process which includes the geometric and process variations. In order to meet the objective, a high voltage VDMOS structure has been virtually fabricated in this work. This work results in a relationship among doping concentration, transistor material characteristics and geometrical variation.

Item Type: Article
Uncontrolled Keywords: HCI; High power MOSFET; Hot carrier effect; Reliability
Subjects: T Technology > TA Engineering (General). Civil engineering (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering
Depositing User: Ms. Juhaida Abd Rahim
Date Deposited: 20 Sep 2018 05:42
Last Modified: 20 Sep 2018 05:42
URI: http://eprints.um.edu.my/id/eprint/19329

Actions (login required)

View Item View Item