

Bidirectional Three Phase Power Converter

Azrita Alias¹, Nasrudin Abd. Rahim², Mohd Azlan Hussain³

Faculty of Electrical Engineering, UTeM, Melaka, Malaysia
 UMPEDAC Research Centre, University of Malaya, Kuala Lumpur, Malaysia
 UMPEDAC Research Centre, University of Malaya, Kuala Lumpur, Malaysia
 azrita@utem.edu.my, nasrudin@um.edu.my, mohd_azlan@um.edu.my

Abstract— This research aimed to design a three-phase ac-dc buck converter to achieve low-THD unity-power-factor sinusoidal input current and regulated dc voltage via modified pulse-width-modulation (PWM) technique. A 6-switch topology with bidirectional power flow capability is presented. The modified PWM switching strategy is discussed and verified via Matlab-Simulink and implemented in Digital Signal Processor (DSP) TMS320F28335. The topology and the switching technique performed well for sinusoidal input current, power factor, harmonic distortion level of the ac input currents, and regulated dc voltage, and enabled return of power flow from the dc side back to the ac. Simulation using Matlab-Simulink is presented to verify the effectiveness of the circuit configuration.

Keywords- bidirectional; three-phase power converter; modified PWM; DSP

I. INTRODUCTION

A comprehensive review on three phase ac-dc converters has been done on the configuration using IGBTs as a replacement of the conventional diodes rectifiers. These converters have been extensively developed to improve power quality. The main feature of the improved power quality are described as nearly sinusoidal input current, regulation of input power factor to unity, low harmonic distortion of line current (based on standards such as IEEE 519, IEC-1000 and IEC 61000-3-2 [1-2]), adjustment and stabilization of DC-link voltage (or current) and reduced capacitor (or inductor) size due to the continues current.

Rectifiers are nonlinear system, generating harmonic current into the ac line power. High harmonic content in line current causes low power factor in a load and problems such as voltage distortion and electromagnetic interference (EMI) in power distribution systems, affecting power-system users and increasing volt-ampere ratings of power-system equipment such as generators and transformers. The topologies can be divided into two main categories: unidirectional and bidirectional. Three phase ac-dc converter configurations for unidirectional that use various switching techniques for control of power has been proposed in [3]. The most widely used is pulse width modulation (PWM), which requires high switching frequency, for wide bandwidth and small inductor-current ripple. The bidirectional or regenerative rectifiers using PWM technique had been discussed in [4].

Some of the attractive features of buck rectifiers include the requirement for various controllable output dc voltage, inherent

short-circuit, and easy in-rush current. One of the disadvantages of buck rectifier is that there is no path for reverse inductor current on the dc side, so modified PWM is required, for reverse-current flow path. The PWM switching scheme is discussed in [5-7] for PWM flyback converter (3-switch 12-diode rectifier) and implemented via FPGA. This paper focuses on three-phase PWM buck rectifier with bidirectional capability by improving the conventional six switches-six diodes buck rectifier topology. The bidirectional topology uses one carrier signal, instead of two carrier signal as discussed in [5, 6], to create the PWM gating signals for the switches. The modified PWM switching strategy is discussed and verified via Matlab-Simulink and implemented in DSP TMS320F28335.

The converter and the switching technique is designed to improve power quality, which is described as nearly sinusoidal input current, regulation of input power factor to unity, low harmonic distortion of line current (THD below 5%), and stabilization of DC-link voltage (or current).

II. CIRCUIT CONFIGURATION & PRINCIPLE OF OPERATION

A. Circuit Configuration

Two common topologies for three-phase buck rectifier using PWM to improve ac mains power quality and output dc bus [5-12] as shown in Fig.1. Topology 1 is conventional 6-switch 6-diode and Topology 2 is modified 3-switch 12-diode, which has less driver-devices and less complicated PWM switching pattern. These topologies are classified as unidirectional. The topologies with capability of bidirectional power flow have been studied in [12-13].




Figure 1. The topology's configuration (a) Topology 1 (b) Topology 2

This project was funded by Institute of Research Management and Monitoring (IPPP), University of Malaya under postgraduate research grant PS 113-2009C




Figure 2. The topology's configuration




Figure 3. A rectifier's overall system drawn in Matlab-Simulink.

The circuit configuration in [13] is used in this paper (Fig. 2) with modification on switching technique to make it easier in constructing gating signals in DSP. Fig. 3 shows the three phase bidirectional system, drawn in Simulink-Matlab. There are two supply voltage, ac supply for rectifying mode and dc supply for inverting mode.

For the input filter, capacitor C_f is delta-connected, which, compared with star connection, gives good differential-mode performance and reduced resonant frequency. Parameters for the ac-side and dc-side filters are: (ac-side) $L_f = 1$ mH, $R_f = 0.5 \Omega$, and $C_f = 1 \mu\text{F}$, and (dc-side) $L_d = 2$ mH, $R_d = 0.5 \Omega$, and $C_d = 200 \mu\text{F}$. Parameters for the snubber's (R_s - C_s circuit) IGBT and diode are R_s - $C_s = 10 \Omega$ - $0.001 \mu\text{F}$.

The value of inductor, L_d for dc-side filter is obtained using equation:

$$L_d \geq (R_L (1 - \frac{\sqrt{3}}{2} * M) * T_s) \div \frac{\Delta I_{L,ripple(max)}}{I_L} \quad (1)$$

Where, $R_L = 20 \Omega$ (load resistance), $M = 0.9$ (modulation amplitude), $T_s = 1/f_s = 1/19.8$ kHz (sampling time), and $\frac{\Delta I_{L,ripple(max)}}{I_L} \leq 15\%$. Using (1),

$$L_d \geq (20(1 - \frac{\sqrt{3}}{2} * 0.9) * 1/19.8K) \div 0.15 \geq 1.5mH$$

Therefore, the chosen value for L_d is 2mH.




Figure 4. Three-phase supply-voltage waveforms (divided into six equal sections of the 360° mains cycle).

B. Principle Of Operation

Fig. 4 shows three-phase supply-voltage waveforms illustrating the rectifier/inverter principle of operation for PWM switching [6]. The IGBT switching is divided into six equal sections of the 360° mains cycle. Similar patterns repeat in each section, giving rise to the idea of designing only one PWM-pattern section. Positive cycle represents upper side of the switches (S1, S2, and S3) while the lower side switches (S3, S4, and S5) is represented by negative cycle. The technique reduces the number of power-device switching and reduces switching losses [14]. At any given time, only two converter legs are modulated independently, while another leg is in the 'on' state. Voltage and current waveforms can be expressed as follows:

$$V_a = V_m \sin \omega t \quad (2)$$

$$I_a = I_m \sin(\omega t + \phi) \quad (3)$$

$$V_b = V_m \sin(\omega t - \frac{2\pi}{3}) \quad (4)$$

$$I_b = I_m \sin(\omega t - \frac{2\pi}{3} + \phi) \quad (5)$$

$$V_c = V_m \sin(\omega t + \frac{2\pi}{3}) \quad (6)$$

$$I_c = I_m \sin(\omega t + \frac{2\pi}{3} + \phi) \quad (7)$$

Where, V_m is peak voltage, I_m is peak current, and ϕ is the angle between phase voltage and current or displacement factor. Each section has three modes of circuit operation. Equations for current flow and bridge voltage (V_L) for the switch combinations in section 1 are as follows:

$$\text{Mode 1: } I_a = I_L * M * T_a, I_b = -I_a, I_c = 0, V_L = V_{ab} \quad (8)$$

$$\text{Mode 2: } I_a = 0, I_b = -I_c, I_c = I_L * M * T_b, V_L = V_{cb} \quad (9)$$

$$\text{Mode 3: } I_a = 0, I_b = 0, I_c = 0, V_L = 0 \quad (10)$$

$$V_L = \frac{3}{2} * M * V_m * \cos(\phi) \quad (11)$$

Mode 3 allows freewheeling current to flow on the dc side. The freewheeling path is formed when the modulated switches are off. Therefore the switch on the same leg must be turn 'on' to create freewheeling path for inductor current at dc side as shown in Fig. 5. The dc voltage V_{dc} is less than the bridge voltage by the drop R_d across the resistor. The voltage dc output voltage V_{dc} can be obtained using (12).

$$V_{dc} = \frac{3}{2} * M * V_m * \cos\phi * \frac{R_L}{R_L + R_d} \quad (12)$$

where, R_d is the equivalent series resistor (ESR) of the R_d .

Table I shows the commutating process during each topology's switching period T . Theoretically the dc voltage can be controlled between 0 and 1.5 times of the phase voltage peak V_m (in ideal condition where ϕ equals zero or unity power factor) as stated in (12).




Figure 5. Freewheeling mode (Mode 3).

TABLE I. SWITCHING STATES OF SECTIONS I-VI

Section	Switches					
	S1	S2	S3	S4	S5	S6
I	T_a	T_f	T_b	T_{off}	T_{on}	T_{off}
II	T_{on}	T_{off}	T_{off}	T_f	T_b	T_a
III	T_b	T_a	T_f	T_{off}	T_{off}	T_{on}
IV	T_{off}	T_{on}	T_{off}	T_a	T_f	T_b
V	T_f	T_b	T_a	T_{on}	T_{off}	T_{off}
VI	T_{off}	T_{off}	T_{on}	T_b	T_a	T_f

III. PWM SWITCHING DESIGN

Five repeating similar patterns are generated for each switches, comprising modulated PWM (T_a and T_b), "on" state (T_{on}), "off" state (T_{off}) and "freewheeling" state (T_f) as shown in Table 1. Sixty-six samples of carrier signal of 19.8 kHz are generated in each section, resulted 396 samples of carrier signal to produce a 50Hz main frequency.




Figure 6. Reference signal consists of 132 data (for 60°).

A. Generating the Look-up Table (reference signal)

The 60° sinusoidal waveform (reference signal) look-up tables, as shown in Fig. 6, are used to generate modulated PWM T_a . Modulated PWM T_b is obtained by manipulating the look-up table of the reference signal. The PWM is based on asymmetrical switching technique, generating 132 data of reference signal stored in the look-up table. The modulation index can be controlled from 0 to 1 by multiplying the value with the reference's look-up table.

B. Generating the Gating Signals

The process of generating PWM for a 50Hz main frequency using asymmetrical switching technique is shown in Fig. 7. DATA is the reference look up table, i refers to the number of look up table's data, Zero and PRD occur when carrier's signal value is zero and maximum, respectively.




Figure 7. The process on generating PWM signals using asymmetrical switching technique.




Figure 8. PWM signals generated via DSP.

The references signals are compared with carrier signals, respectively to generate PWM T_a , PWM T_b , and PWM T_f patterns. Fig. 8 shows the PWM signals generated via DSP. Zooming illustrate the PWM T_f (bottom) is “on” when both PWM T_a (upper) and T_b (middle) are “off”.

Fig. 9(a) and (b) show the PWM pattern of 50Hz main frequency via DSP (captured by oscilloscope) for switches S1, S4, S2, S5, and simulation MATLAB for switches S1-S6.




Figure 9. PWM pattern (modulation index=1.0) via (a) DSP (b) MATLAB

IV. SIMULATION RESULTS

Specifications for the IGBTs and the diodes are:

- IGBT: $R_{on} = 0.001\Omega$, $L_{on} = 0$, forward voltage = 1V, current 10% fall time = $1\mu s$, current tail time = $2\mu s$
- Diode: $R_{on} = 0.001\Omega$, $L_{on} = 0$, forward voltage = 0.8V.

Part II describes the design of the input and the output filters. Figs. 10-13 show the input current in phases A, B, and C, the FFT analysis graph for input current (phase A), the dc voltage (V_{RL}) with output current I_L , the bridge voltage V_{bridge} of each topology and, with these specifications: input voltage $V_{in} = 200V$ (V_{peak} for Phases A, B, and C), modulation index $M = 0.9$, and load resistance $R_L = 20\Omega$. These figures demonstrate the proposed topology obtained near-unity power factor (0.99) with a good THD value (less than 5%), regulated dc output voltage at steady-state (250V), and stable bridge voltage (dc voltage before filtering), when operated in rectifying mode. The efficiency of the system is calculated 89.3%.




Figure 10. The input current of phases A, B, and C of each converter




Figure 11. FFT analysis for input current (Phase A)




Figure 12. The dc voltage with output current I_L




Figure 13. The bridge voltage V_L before filtering

Figure 14. The input current and voltage for phase A for rectifying and inverting modes

Figure 15. The dc voltage with output current I_L

Figs. 14-15 show simulation results of input current and voltage at ac side for phase A and the dc voltage across R_L with inductor current at dc side, for rectifying and inverting modes.

V. DISCUSSION & FUTURE WORKS

The three phase bidirectional circuit topology which uses six switches is presented (fewer switches than a conventional anti parallel converter). Modified PWM switching is shown to improve power quality of ac-dc buck rectifier. It provides a sinusoidal input current, near-unity power factor, low harmonic distortion, regulated dc voltage, and a good percentage in efficiency. The proposed bidirectional topology is verified to

perform well as rectifier and inverter via simulation. Improvement in controller design is needed to improve the transient response of dc current (rectifying mode). The intelligent controller needs to be investigated to resolve the conversion between rectifying and inverting modes.

ACKNOWLEDGMENT

UTeM and MOHE, for sponsoring Author¹'s study. This project was funded by Institute of Research Management and Monitoring (IPPP), University of Malaya under postgraduate research grants (PS113-2009C).

REFERENCES

- [1] IEEE Recommended Practices and Requirements for Harmonics Control in Electric Power Systems, IEEE std. 519, 1992.
- [2] Electromagnetic Compatibility (EMC)-Part 3: Limits-Section 2: Limits for Harmonic Current Emissions (Equipment Input Current Emissions (Equipment Input Current < 16A per Phase), IEC1000-3-2 Doc., 1995.
- [3] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey and D. P. Kothari, "A review of three-phase improved power quality AC-DC converters", IEEE Trans. Ind. Electron., vol. 51, no. 3, pp. 641-660, June 2004.
- [4] José R. Rodríguez, Juan W. Dixon, José R. Espinoza, and Pablo Lezana, "PWM Regenerative Rectifiers: State of the Art", IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 5-22, Feb. 2005.
- [5] S. Mekhilef, A.M. Omar and N. A. Rahim, "Modeling of Three-phase Uniform Symmetrical Sampling Digital PWM for Power Converter", IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 427-432, Feb. 2007.
- [6] A.M. Omar, N. A. Rahim, and S. Mekhilef, "Three-phase synchronous PWM for flyback converter with power-factor correction using FPGA ASIC design", IEEE Trans. Ind. Electron., vol. 51, no. 1, pp. 96-106, Feb. 2004.
- [7] A.M. Omar and N. A. Rahim, "FPGA-based ASIC design of the three-phase synchronous PWM flyback converter", IEE Proc.- Electr. Power Appl., vol. 150, no. 3, pp. 263-268, May 2003.
- [8] C. J. Cass, R. Burgos, F. Wang and D. Boroyevich, "Improved charge control with adjustable input power factor and optimized switching pattern for a 150kHz three-phase buck rectifier", Applied Power Electron. Conf. and Exposition, APEC 2008, 23rd Annual IEEE, pp. 1200-1206, 2008.
- [9] B. W. Williams, M. M. Moud, D. Tooth, and S. J. Finney, "A three-phase AC-to-DC converter with controllable displacement factor", in Proc. IEEE PESC'95, pp. 996-1000, 1995.
- [10] T. J. Omedi, R. Barlik, "Three-phase ac-dc unidirectional PWM rectifier topologies-selected properties and critical evaluation", in Proc. IEEE ISIE'96, 1996, pp. 784-789.
- [11] Milanovic, M., and Slibar, P., "IDF Correction based PWM Algorithm for a Three-Phase AC-DC Buck Converter", IEEE Trans. Ind. Electron. (In Press).
- [12] T. C. Green, M. H. Taha, N.A. Rahim, B.W. Williams, "Three-phase step-down reversible AC-DC power converter", IEEE Trans. Ind. Electron., vol. 12, no. 2, pp. 319-324, Mar. 1997.
- [13] L. S. Yang, T. J. Liang, and J. F. Chen, "Three Phase AC/DC Buck Converter With Bidirectional Capability," Power Electronics Specialists Conference 2006, pp.1-6, 2006.
- [14] H. M. Rashid, "Power electronics: circuits, devices and applications", United States of America: Pearson Prentice Hall, 2004. pp. 257.