Fast algorithm analysis and bit-serial architecture design for sub-pixel motion estimation in H.264

Fatemi, M.R.H. and Ates, H.F. and Salleh, R. (2010) Fast algorithm analysis and bit-serial architecture design for sub-pixel motion estimation in H.264. Journal of Circuits Systems And Computers, 19 (8). pp. 1665-1687.

Full text not available from this repository.


The sub-pixel motion estimation (SME), together with the interpolation of reference frames, is a computationally extensive part of the H.264 encoder that increases the memory requirement 16-times for each reference frame. Due to the huge computational complexity and memory requirement of the H.264 SME, its hardware architecture design is an important issue especially in high resolution or low power applications. To solve the above difficulties, we propose several optimization techniques in both algorithm and architecture levels. In the algorithm level, we propose a parabolic based algorithm for SME with quarter-pixel accuracy which reduces the computational budget by 94.35% and the memory access requirement by 98.5% in comparison to the standard interpolate and search method. In addition, a fast version of the proposed algorithm is presented that reduces the computational budget 46.28% further while maintaining the video quality. In the architecture level, we propose a novel bit-serial architecture for our algorithm. Due to advantages of the bit-serial architecture, it has a low gate count, high speed operation frequency, low density interconnection, and a reduced number of I/O pins. Also, several optimization techniques including the sum of absolute differences truncation, source sharing exploiting and power saving techniques are applied to the proposed architecture which reduce power consumption and area. Our design can save between 57.71-90.01% of area cost and improves the macroblock (MB) processing speed between 1.7-8.44 times when compared to previous designs. Implementation results show that our design can support real time HD1080 format with 20.3 k gate counts at the operation frequency of 144.9 MHz.

Item Type: Article
Uncontrolled Keywords: Video compression; sub-pixel motion estimation; h.264 standard; bit-serial architecture
Subjects: Q Science > Q Science (General)
Depositing User: Mr Faizal 2
Date Deposited: 12 Jan 2015 03:59
Last Modified: 25 May 2017 08:21

Actions (login required)

View Item View Item